0  JDLu x G>F >F >F {Gzt??TopBottomPadsViasUnroutedDimensiontPlacebPlacetOriginsbOriginstNamesbNamestValuesbValuestStopbStop tCream bCream!"tFinish"!bFinish#$tGlue$#bGlue%&tTest&%bTest'( tKeepout(' bKeepout)* tRestrict*) bRestrict++ vRestrict,,Drills--Holes..Milling//Measures00Document11Reference34tDocu43bDocu[[Nets\\Busses]]Pins^^Symbols__Names``ValuesDescript SMDround _*FNVSRAM$l*{X1*LX2*AX3*X4*X5*,kX6*dX7*1X8*ԔX9* X10*D[X11*|X12*!X13*X14*)15*!)16*|)17*D[)18* )19*Ԕ)20*1)21*d)22*,k)23*)24*)25*A)26*L)27*{)281xI"(>NAME"nNdnN1~J"(>VALUE"nN1nNd|""nNnN1"nN"nN t*{X1*LX2*AX3*X4*X5*,kX6*dX7*1X8*ԔX9* X10*D[X11*|X12*!X13*X14*)15*!)16*|)17*D[)18* )19*Ԕ)20*1)21*d)22*,k)23*)24*)25*A)26*L)27*{)281A2"(Fb{"Fb{{"{2Fb{supply174xx-us| DIL14*X,k1*9,k2*),k7*)Ԕ81(>NAME*Ȝ,k3*,k4*p,k6*8c,k512(>VALUE*pԔ9*8cԔ10*Ԕ11*ȜԔ12*9Ԕ13*XԔ14"lGrr"lG"lGrlG"r'"P"'P|rcl%0204V*d1*121-0>NAME10>VALUE"3d1 %3d""%3d"  \O*d1*1216(>NAME1җ(>VALUE"2",y"2Z z"~@,,"VT2VT"~@ZZ"~@,VTx"~@ZVT2 {"<"  <"31 "3dpinheadR1X03*Ȝ1*212hpG(>NAME"11"1d"dd2"d2d"d21"211"11"112"12d"d2d"2dd2",k,k2"1,k",k2d"dd&3 &3ܒ *8c3"1jJ1"jJ1|1"|1Ԕ"ԔԔ2"Ԕ2|d"|djJd"jJd12&3LY$m 1,k >VALUE diode D-2.5*1A*dC"("(<1,(>NAME"((1(>VALUE"3(d"((<"31"<1TO92*11*jJ2*d31|(>NAME1|d(>VALUE13,(1132(213(3".Ic"cQ"*Q"3"J", " Xg"3,  X"3Icc"|2$ 2"$ 2$ "$ |"||21v v1D'1 .WE out1VTZNWE in1jJ›A15.bBZN/U$1DS1230Y5$i"(.r /IC274HC005.(.~ /R110k4Z@Y0 5bNJT0 .Ԕr/JP14Bғ(5. . ,/D14{^(5`(. 0/R210k4\M05r0./C10.1uF4.~(54_(.t/Q12N44014lG(. |/R3100k4205JZ0. \/R410k4{0 5,c#0 .-/C20.1uF44_~(.bBr/U$2 /*]GND>>>> > > "NʙN$ "N6Nʙ "6Ę6 "Ę6N6 "ʙ "ʙ6 "Ę\B\ "Ę6Ę\ "RP-RP ";RPRP ";ʙ;RP ";ʙʙ $VCC>>>>>> > "vvx "-v "B "B- "x? "x?x? "+x?"(+""4(("4("BB0 .GDQ7>> "n:n:x DQ6>> "$ "x  DQ5>> "x XpDQ4>> "ddx DQ3>> "NNx Xp1DQ2> > "dʙd$  1DQ1> > "ʙ$ 1DQ0> > "ʙԔ "ʙ$ 'A14>> "2$v$":`2$":`"" "  wA13>> "x -6A12>> " $ ) " ʙ $ A11>> "x hA10>> "ssx >WA9>> "VJVJx A8>> "x w1A7>> "ʙԔ "ʙ$ 1A6>> "ʙ$ >W1A5>> "VJʙVJ$ 1A4>> "ʙ$ 1A3>> "ʙ$ h1A2>> "sʙs$ 1A1> > "6ʙ6$ .G1A0> > "n:ʙn:$  lCE_IN>> >"66x "(t6t"6t60pVPP_IN> > "z<|v| "v|vʙ  "MCU_WE>>>>"؎ " "Ԕ&& "& " &MCU_A15> >>>"Ԕrr "r:` ":`D[ "؎x?"؎؎",؎",֑,"֑,֑".֑"lG..":`lG.Hi>>"ԔfԔ:`"Ԕf"f""fʙ"ʙx?ʙ7N$4> >"x?rr"rB, l'~N$7>>>>"z<0z<5 "z<,z<0"jtj"(,z<,"j(,"x x"0x"z<00tE2N$3>> > "B|$|"$|z<\"z<\z<4"z<4)OE_IN> >"x  L N$5> >"x?  TL3N$8> >> "&& "&x?& ":`x?:` "&:` DIL28-6Dual In Line Package 0.6 inchDIL28-6-FOOTPRINTDual In Line Package 0.6 inchDIL28 .600 footprintDual In Line PackageRESISTOR

type 0204, grid 2.5 mmC025-024X044CAPACITOR

grid 2.5 mm, outline 2.4 x 4.4 mmPIN HEADERDIODEtransistor-npnTO-92top 28 pin footprint = DS1230Ybottom 28 pin footprint = ECU27C256_FOOTPRINTWE_OUTPUT56 defaultEAGLE Design Rules

The default Design Rules have been set to cover a wide range of applications. Your particular design may have different requirements, so please make the necessary adjustments and save your customized design rules under a new name.(1*16)xV4' <????????   ??8c 2 dd^^^^^^^^^^^^^^^^:IO"% default!Ceͫ% !Ceͫ,h< % !Ceͫm% !Ceͫ.}% !Ceͫ% !Ceͫ0-% !Ceͫ!q% !Ceͫ